Local Field Potential Measurement with Low-Power Analog Integrated Circuit

Reid R. Harrison¹, Gopal Santhanam², and Krishna V. Shenoy²,³

¹Department of Electrical and Computer Engineering, University of Utah, Salt Lake City, Utah, USA
²Department of Electrical Engineering, ³Neurosciences Program, Stanford University, Stanford, California, USA

Abstract—Local field potentials (LFPs) in the brain are an important source of information for basic research and clinical (i.e., neuroprosthetic) applications. The energy contained in certain bands of LFPs in the 10-100 Hz range has been shown to correlate with specific arm movement parameters in non-human primates. In the near future, implantable devices will need to transmit neural information from hundreds of microelectrodes, and transcutaneous data transfer will become a significant bottleneck. Here we present a low-power, fully-integrated circuit that performs on-site data reduction by isolating LFPs and measuring their signal energy. The resulting analog VLSI circuit consumes 586 µm x 79 µm of silicon area and dissipates only 5 nanowatts of power. We show that the chip performs similarly to state-of-the-art signal processing algorithms.

Keywords—Local field potentials, integrated circuit, neural recording, low-power circuit design, neural prosthesis

I. INTRODUCTION

With the advent of microelectrode arrays (for example, [1],[2]) and integrated electronics, fully-implanted neural recording devices for research and clinic applications (e.g., neuroprosthetics) are becoming a reality. With this miniaturization comes a challenge: massively-parallel neural recording systems generate huge quantities of data that must be relayed out of the body in real time. For example, a 100-channel system that digitizes each channel at a rate of 30 kSamples/sec (typical for neural recording systems) at an accuracy of 10 bits per sample gives a data stream of 30 Mbits/sec. By comparison, the FCC-approved Medical Implant Communication System (MICS) band at 402-405 MHz consists of 10 channels each with only 300 kHz of bandwidth.

This “transcutaneous data bottleneck” presents a significant technological challenge since through-the-skin cables are undesirable for cosmetic, convenience, and health reasons. We propose that data compression within the implanted device is an essential (and previously overlooked) element in a practical neural recording system. In [3], we presented the first circuit to address this problem—a low-power adaptive spike detection circuit that automatically measures the background noise level for each channel and sets a detection threshold well above the noise. The circuit was fully integrated in a commercial CMOS VLSI process.

Spikes are not the only source of information in an extracranial neural recording. Local field potentials (LFPs) are low-frequency (<100 Hz) oscillations resulting from the synchronous firing of many neurons relatively close to the electrode, but too distant for individual spikes to be resolved [4]. The energy of LFP signals in primate pre-motor and motor cortex have been shown to correlate with specific arm movement reach parameters such as direction, distance, and speed, and thus may be useful in neuroprosthetic applications [5-10]. LFPs are a robust signal. In some experiments using electrode arrays, scar tissue forms around microelectrode tips. This scar tissue tends to attenuate spike signals from nearby neurons, but LFP signals are less affected [11].

In this paper, we present a fully-integrated, low-power circuit for measuring the energy present in LFP signals within a specified frequency band. In an implantable neural recording system, each electrode could have a dedicated LFP energy detection circuit. The signal produced by this circuit could then be digitized by an analog-to-digital converter at a slow rate, perhaps 10 samples per second. This greatly reduces the amount of data that must be transmitted out of the body over an RF link or other communication channel. Low power operation is vitally important for implanted systems since small levels of chronic heat dissipation (80 mW/cm²) can lead to tissue damage [12].

II. LFP ENERGY DETECTION ALGORITHM

Fig. 1 presents a diagram of our LFP energy detection algorithm. To measure the energy in an LFP signal, we first use a bandpass filter to isolate the frequencies of interest. Most LFP signals of interest fall in the range of 10-100 Hz, and it is often useful to isolate a one-octave band within this range (e.g., 20-40 Hz, 40-80 Hz) [8,9,11]. Bandpass filtering also eliminates low-frequency (<10 Hz) microphonie signals due to movement and high-frequency (>100 Hz) signals from spikes.

The filtered signal is then squared, and the squared signal is passed to a leaky integrator that effectively calculates a “running average” of signal energy within the pass band of the system. The time constant of the leaky integrator determines “persistence of memory” in this running average.

---

This work was supported by a National Science Foundation CAREER award (ECF-0134336, R.R.H.), an NDSEG fellowship (G.S.), and the following awards to K.V.S.: NSF Center for Neuromorphic Systems Engineering at Caltech, ONR Adaptive Neural Systems, Whitaker Foundation, Center for Integrated Systems at Stanford, Sloan Foundation, and Burroughs Wellcome Fund Career Award in the Biomedical Sciences. Please address correspondence to harrison@eng.utah.edu.
III. CIRCUIT DESIGN AND IMPLEMENTATION

We designed the LFP energy detector for implementation in a CMOS integrated circuit with the goal of minimizing power consumption and chip area. All transistors were operated in the subthreshold region to conserve power and achieve large time constants with integrated capacitors [13]. We used a 5 V power supply.

A schematic of the bandpass filter is shown in Fig. 2. The circuit uses five operational transconductance amplifiers (OTAs) and seven capacitors to realize a fourth-order bandpass filter. We use the standard technique of stagger tuning where two second-order bandpass filters are cascaded and tuned to slightly different frequencies. The combination of their transfer functions results in a wider, flatter pass band than in either single filter.

Each second-order bandpass filter consists of two operational transconductance amplifiers (OTAs) and three capacitors. The OTAs use diode-connected transistors for source degeneration to extend their linear range. The transfer function of each filter is given by

$$\frac{V_{OUT}(s)}{V_{IN}(s)} = \frac{AN}{\beta s + \frac{1}{Q} \omega_0 s}$$

where

$$\omega_0 = 2\pi f_0 = \frac{g_m}{BC}$$

$$\beta = \sqrt{N(A+1)(K+1) - N} = \sqrt{NAK} \quad \text{if} \quad A,K >> 1$$

$$Q = \frac{\beta}{(K+N)}$$

The output signal $V_{OUT}$ is centered around $V_{REF}$, a dc voltage which was set to 1.2 V. We sized the capacitors in our circuit to give $A = 20$ and $K = 5$ (with $C = 0.1$ pF). The transconductance of the lower OTA was set by adjusting its bias current $I_B$:

$$g_m = \frac{K}{(K+1)} \frac{I_B}{2U_T}$$

where $K$ is the weak inversion slope (approximately 0.7) and $U_T$ is the thermal voltage $kT/q$ (approximately 26 mV at room temperature). We set the bias current in the upper OTA five times smaller to achieve $N = 5$.

As we see from (1), this circuit acts as an ac-coupled second-order bandpass filter centered at $f_0$ with a quality factor $Q$ set to 2.5 by capacitor and bias current ratios. The circuit also has a zero at $\frac{1}{\omega_0}$, but since $\beta = 25$ in our circuit, the zero takes effect outside that passband and thus has little practical effect on the filter. We added a single-pole lowpass filter to the circuit (center OTA in Fig. 2) to ensure that the gain decreases at high frequencies despite the presence of this zero.

We used a bias current of $I_B = 43$ pA and 24 pA in the lower OTAs and 8.8 pA and 4.8 pA in the upper OTAs to center the pass bands of the first and second bandpass filters near 36 Hz and 22 Hz, respectively. The combined system has a pass band from 20-40 Hz with a two-pole (40 dB/decade) roll-off at each end.

Fig. 3 shows a schematic of the circuit that squares the signals from the bandpass filter and produces a running average of signal energy. We use a subthreshold CMOS Gilbert multiplier to square the input voltage $v_{LFP}$ provided by the bandpass filter. The output of the Gilbert multiplier is a bidirectional current (due to the nMOS current mirror) that is forced into an OTA configured as a $g_{m_{int}}$ filter ($g_{m_{int}}$ and $C_{int}$ in Fig. 3). The time constant of this filter was set to 100 ms, a reasonable value for the integration of LFP signal energy in the 20-40 Hz range.
IV. RESULTS

A. Fabrication and Biasing

The LFP energy detection circuit was fabricated in a commercially-available 1.5-µm 2-metal, 2-poly CMOS process through the MOSIS service. The circuit was completely integrated, using no off-chip components. The circuit contained eight capacitors with a total capacitance of 8.2 pF. The LFP detector layout consumed a chip area of 586 µm × 79 µm (0.046 mm²), and is shown in Fig. 4a. A microphotograph of the fabricated circuit is shown in Fig. 4b. Capacitors consume approximately 50% of the layout area.

The bandpass filter was biased to have a pass band of approximately 20-40 Hz. A network analyzer was used to measure the filter transfer function (see Fig. 5). As expected, the filter exhibits a 40 dB/decade roll-off outside of the pass band of 21–40 Hz. The filter has a midband gain of approximately 26 dB. To demonstrate the tunable nature of the circuit, the transfer function was also measured with the bias currents doubled, yielding a pass band of 39-88 Hz (right curve in Fig. 5). The pass band was set back to 21-40 Hz for all later experiments.

B. Testing with Synthetic Stimuli

We then tested the complete LFP energy detection circuit using a synthetic stimulus supplied by an Agilent 33120A function generator—an amplitude-modulated 30-Hz sine wave (see Fig. 6, top). The circuit tracks the amplitude of the oscillation (see Fig. 6, bottom). Note the ~100 ms phase lag between the peak amplitude and the peak response of the circuit. This is an unavoidable effect of using a leaky integrator to calculate a running average of signal energy.

We also tested the circuit using a constant-amplitude, frequency-modulated sine wave (see Fig. 7, top). This signal varied from 5 Hz to 55 Hz with sinusoidal modulation. The chip responds when the sine wave frequency passes through its 21-40 Hz pass band (see Fig. 7, bottom).
nanowatts of power when run from a 5 V power supply. Our circuit was completely integrated in a commercially-available CMOS process. The circuit consumes a total of 5 mW of power.

We have presented a novel circuit for the detection of local field potential oscillation energy in neural recordings. As an example, 100 copies of this circuit would consume only 4.6 mm² of chip area in a 1.5-μm process with a power consumption of 0.5 µW. With [3], this circuit represents another tool for neural data reduction at the level of the implant.

C. Testing with Neural Data

As a final test of circuit performance, we recorded broadband neural data from a silicon-based 100-electrode array [2] chronically implanted in the pre-motor and motor cortex of a rhesus monkey (0.3 Hz – 7.5 kHz; 30 kSamples/sec, 12-bit samples). We programmed a two-second segment of neural data from one of the 100 electrodes into the function generator (see Fig. 8, top) and played it to the chip, amplified by a factor of 60 dB. (In an actual neural recording system, the LFP energy detection circuit would be connected to the recording electrode via a low-noise preamplifier such as the one described in [14].)

The chip’s response was compared to a Thomson multitaper spectral analysis performed on a PC using MATLAB as shown at the bottom of Fig. 8. An arbitrary scaling factor was used to align the two curves’ amplitudes. The circuit output closely follows the multi-taper analysis results, which is widely considered to be the optimal spectral analysis method for LFP analyses [8,11].

V. CONCLUSION

We have presented a novel circuit for the detection of local field potential oscillation energy in neural recordings. Our circuit was completely integrated in a commercially-available CMOS process. The circuit consumes a total of 5 nanowatts of power when run from a 5 V power supply.

The circuit accurately detects LFP energy levels within a specified pass band.

The small size and low power operation of this circuit make it compatible with fully-implanted multi-electrode applications. As an example, 100 copies of this circuit would consume only 4.6 mm² of chip area in a 1.5-μm process with a power consumption of 0.5 µW. With [3], this circuit represents another tool for neural data reduction at the level of the implant.

REFERENCES