An Extended Cell Set of Self-Timed Designs

Ajay Khoche
Department of Computer Science
University of Utah
Salt Lake City, UT 84112

Abstract

The high level synthesis approach described in [1] uses hopCP[2] language for behavioral descriptions. The behavioral specifications are then translated into Hop Flow Graphs (HFGs). The actions in the graph are then refined such that refined actions can be directly mapped onto asynchronous circuit blocks. This report describes library of such blocks called action-blocks. The action blocks use two phase transition signalling protocol for control signals and bundled protocol for data signals. The blocks have been designed using ViewLogic Design tools.
The high level synthesis approach described in [1] involves compilation of hopCP specifications into asynchronous circuits by deriving implementation for every action in the corresponding Hop Flow Graphs (HFGs). There are three types of actions in a typical HFG.

1. **Control Actions**: These actions denote the synchronization.

2. **Data Actions**: These actions involve value communication in addition to synchronization.

3. **Expression Actions**: These actions represent computations.

All these actions are mapped onto a circuit abstraction called action block. These action blocks are classified into three categories

1. **Primitive Action Blocks** - These blocks denote the leaf cells of the compiler e.g. C element, Merge, Register.

2. **Predicate Action Blocks** - These blocks denote the conditional expressions.

3. **Function Action Blocks** - These blocks implement various functions like ADD, SUB, SHIFT etc.

All the action blocks are self-timed blocks which use two phase signalling for the control signals and bundled protocol for data signals. Some of the primitive action blocks like C element, Merge, Call, Select, Toggle etc. have been described in [3] hence are not described here.

The report is organized as follows. For each block its symbol is shown in the summary page. The schematics for all level of hierarchies are given with the textual information about its inputs, outputs and its function. This indicates no. of logic modules used by that schematic at all levels. The exact no. of Actel modules used can only be found using Action Logic System (ALS) but no. of logic modules divided by three serves as good approximation for Actel Module count usage.
Component Library
Register

Inputs: I[7:0], WREQ, RREQ, CLR

Outputs: O[7:0], WACK, RACK

Function: This is a read/write register. The I[7:0] is bundled data. When a request comes on WREQ line the data on I lines is latched in the register and an acknowledge is produced on WACK line. When a read request comes the data is available on O[7:0] lines and a read acknowledge is produced on the RACK line. Upon clear the register is set to zero. The register is made up from transition latches normally opaque (TLNOs).
Async Library

r/w register

no of logic modules 60

Note: The reg8 is t1no
**Boolean Register (Breg)**

**Inputs:** S, R, CLR

**Output:** Q, SACK, RACK

**Function:** This is a single bit storage element which can be set or reset by transitions. When a transition on S line occurs the register is set to high and an acknowledge is produced on SACK line. Similarly when a transition occurs on R line the register value is reset to low and an acknowledge is produced on the RACK line. Upon clear the register value is set to zero.
Async Library
level toggle
**Greater than or Equal to (GE)**

**Inputs:** A[7:0], B[7:0], REQ, CLR

**Output:** T, F

**Function:** This block tests for greater than or equal condition for bundled data inputs A and B. When A transition on REQ occurs the condition is evaluated and depending on the result of condition check a transition is produced on either T or F. If the condition is true a transition is produced on T otherwise on F. All outputs are set to low upon clear.
Bundling delays for OUT

Async Library

no of logic modules 150

a \cdot GE \ b
Equal (EQ)

Inputs: A[7:0], B[7:0], REQ, CLR

Output: T, F

Function: This module checks for the equality condition between bundled data inputs A and B. A transition on T is produced if the condition evaluates to true otherwise a transition is produced on F. When CLR is pulled low all the outputs are set to low.
Async Library

a EQ b

Bundling delays

no of logic modules 66
Less Than (LT)

**Inputs:** A[7:0], B[7:0], REQ, CLR

**Output:** T,F

**Function:** This module checks for A Greater than B condition. When a transition on REQ input occurs the condition is tested and if it evaluates to true then a transition on T is produced otherwise a transition on F output is produced. Upon clear all the outputs are set to low.
Async Library

a LT b

no of modules 138
Greater Than (GT)

Inputs: \( A[7:0], B[7:0], \text{REQ}, \text{CLR} \)

Output: T, F

Function: This module checks for \( A \text{ less than } B \) condition. When a transition on \( \text{REQ} \) input occurs the condition is tested and if it evaluates to true then a transition on \( T \) is produced otherwise a transition on \( F \) output is produced. Upon clear all the outputs are set to low.
A[7:0]
B[7:0]
REQ
CLR

Async Library
a GT b

no of modules 138
 Inputs: A[7:0], B[7:0], REQ, CLR

 Output: T, F

**Function**: This module tests for its operand to be zero. When a transition on REQ input occurs the condition is tested and if it evaluates to true then a transition on T output is produced otherwise a transition on F output is produced.
Left/Right Shifter

Inputs: LSH, RSH, AIN[7:0], CLR

Output: AOUT[7:0], ACK

Function: This module shifts the data left or right by one bit depending on which input gets the transition. When a transition occurs on LSH line the bundled data AIN is left shifted by one bit and an acknowledge is produced on ACK line. Similarly when a transition occurs on RSH line the bundled data AIN is right shifted one bit and an acknowledge is produced on ack line. The shifted output occurs on the AOUT lines in both the cases. A low on CLR lines reset all the output to zero.
Async Library

l/r shifter

no of logic modules 147
Asynchronous Multiplexer (AMUX)

Inputs: AREQ, A[7:0], BREQ, B[7:0], CACK

Output: AACK, BACK, CREQ, C[7:0]

Function: This is a transition multiplexer. The inputs are multiplexed on the output when corresponding requests arrive. When a transition on AREQ occurs the bundled data A is put on the output C and a transition is produced on CREQ. When this request is acknowledged on CACK an acknowledge is produced on AACK. Similarly when a transition occurs on BREQ the B input is put on the output and a transition on CREQ is generated and when an acknowledge signal occurs on CACK an acknowledge is produced on BACK. The input request should be mutually exclusive.
A[7:0]  
B[7:0]  
C[7:0]  
MUXB  
A[7:0]  
SEL  
C[7:0]  
A[7:0]  
AREQ  
AACK  
BREQ  
BACK  
A  
B  
C  
D  

Note: The delay element has been used to compensate for the delay of XOR gate.
Async Library

8 Bit Mux
Test and Set

Inputs: S, R, T, CLR

Output: SACK, RACK, T0, T1

Function: This module is a single bit flag register which can be set or reset and later can be probed for the stored value. When a transition on S input occurs the flag is set to high and when a transition on R occurs it is reset to low. When a transition on T occurs depending on the value of the flag a transition on T0 or T1 is generated. If the flag value is high then a transition occurs on T1 otherwise on T0. At clear the flag and all outputs are reset to low. The set and reset request should not occur at the same time as no arbitration is provided in the circuit.
Boolean Call (BCall)

Inputs: RA, RB, T, F, CLR

Output: A, B, TA, FA, TB, FB

Function: This module is modified Call module. It allows one to call one of the two modules to be called. The called module is a Predicate Action Block (PAB) in this case, which returns true or false transition. The returned value of the call is then routed to the appropriate caller. If a transition on request line RA occurs then PAB A is called by generating a transition on output A. The called module produces a transition on T or F inputs depending on the predicate evaluates to true or false. This returned value produced on the TA or FA outputs depending on which input T or F get a transition. Similarly when a request occurs on RB input the PAB B is called and the result are routed to TB or FB.
CAL

Inputs: AREQ, BREQ, EN, CLR

Output: A, B

Function: This module is a generalized C element. When a transition on AREQ and EN occurs a transition is produced on output A, similarly when a transition on BREQ and EN occurs, a transition is produced on output B. The input request AREQ and BREQ should not occur at the same time. The request and EN transitions may come in any order. Upon clear all the outputs and internal state is set to low. To observe the above behavior all the inputs must be in same state.
OR

**Inputs:** A[7:0], B[7:0], REQ

**Output:** Y[7:0], ACK

**Function:** This module performs logical OR of the operands upon getting a transition on the REQ input and produces an acknowledge transition on ACK output.
AND

Inputs: A[7:0], B[7:0], REQ

Output: Y[7:0], ACK

Function: This module performs logical AND of the operands upon getting a transition on the REQ input and produces an acknowledge transition on ACK output.
Async Library

B bit AND

no of logic modules 30
NOT

Inputs: A[7:0], REQ

Output: Y[7:0], ACK

Function: This module inverts the input upon transition on REQ input and produces acknowledgment transition on ACK output.
Async Library

8 bit inverter

no of logic modules 30
References

